

UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
10/629,407	07/29/2003	Jae-Soon Lim	5649-1132	5649-1132 7226		
20792 75	590 12/20/2004		EXAM	EXAMINER		
MYERS BIGI	EL SIBLEY & SAJOVEO	THOMAS, 1	THOMAS, TONIAE M			
PO BOX 37428		APTIBUT	DADED MINDED			
RALEIGH, NC 27627			ART UNIT	PAPER NUMBER		
			2822			
			DATE MAILED: 12/20/2004			

Please find below and/or attached an Office communication concerning this application or proceeding.

		App	ication No.	Applicant(s)				
Office Action Comme		10/6	29,407	LIM ET AL.				
	Office Action Summary	Exar	niner	Art Unit				
			ae M. Thomas	2822				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply								
THE - Exte after - If the - If NC - Failt Any	ORTENED STATUTORY PERIOD I MAILING DATE OF THIS COMMUN nsions of time may be available under the provision SIX (6) MONTHS from the mailing date of this come of period for reply specified above is less than thirty (c) period for reply is specified above, the maximum sure to reply within the set or extended period for reply received by the Office later than three months ed patent term adjustment. See 37 CFR 1.704(b).	IICATION. s of 37 CFR 1.136(a). Ir munication. 30) days, a reply within t statutory period will apply y will. by statute, cause t	no event, however, may a reply be tin the statutory minimum of thirty (30) day and will expire SIX (6) MONTHS from the application to become ABANDONE	nely filed rs will be considered timel the mailing date of this o	y. ommunication.			
Status								
1)⊠	1) Responsive to communication(s) filed on <u>07 September 2004</u> .							
	This action is FINAL . 2b)⊠ This action is non-final.							
3)	Since this application is in condition	• —		secution as to the	e merits is			
	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.							
Disposit	ion of Claims							
4)🖂)⊠ Claim(s) <u>1-32</u> is/are pending in the application.							
	4a) Of the above claim(s) is/are withdrawn from consideration.							
	Claim(s) 24-31 is/are allowed. Claim(s) 1-11,14-23 and 32 is/are rejected. Claim(s) 12 and 13 is/are objected to. Claim(s) are subject to restriction and/or election requirement.							
6)🖂								
Applicati	ion Papers							
9) The specification is objected to by the Examiner.								
	10)⊠ The drawing(s) filed on <u>29 July 2003</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.							
,	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).							
11)	11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.							
Priority ι	ınder 35 U.S.C. § 119							
		for foreign priorit	v under 35 U.S.C. & 119(a))-(d) or (f)				
	12)⊠ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a)⊠ All b)□ Some * c)□ None of:							
/-	1. ☐ Certified copies of the priority documents have been received.							
	· · · · · · · · · · · · · · · · · · ·			on No				
	 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage 							
	application from the Internation				o.ugo			
* 5	* See the attached detailed Office action for a list of the certified copies not received.							
Attachmen	t(s)							
	e of References Cited (PTO-892)		4) Interview Summary	(PTO-413)				
	e of Draftsperson's Patent Drawing Review (mation Disclosure Statement(s) (PTO-1449 o		Paper No(s)/Mail Da 5) Notice of Informal P) 152\			
	r No(s)/Mail Date	1 - 10/28/08)	6) Other:	atent Application (PTC	<i>J</i> -134)			

DETAILED ACTION

1. This action is a first Office action on the merits of Application Serial No. 10/629,407. Currently, claims 1-30 are pending.

Specification

2. The specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 3. Claims 1-3, 7, 8, 10, 11, 14-16, 20, 21, and 23 are rejected under 35 U.S.C. 102(b) as being anticipated by Ishitani (US 5,677,226).

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Application/Control Number: 10/629,407

Art Unit: 2822

4. Claims 1-3, 5, 7, 8, 10, 11, 14-16, 18, 20, 21, 23, and 32 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ishitani (US 5,677,226) in view of Wolf et al. (Silicon Processing for the VLSI Era – Vol. 1: Process Technology).

Ishitani discloses a method of forming a capacitor (fig. 1 and accompanying text). The method comprises the following steps: forming a first conductive layer 3 on a substrate 1 (fig. 1 and col. 4, lines 14-23); forming a reaction-preventing layer 4 on the first conductive layer to prevent an oxidation of the first conductive layer (fig. 1, col. 4, lines 14-23, and col. 4, lines 53-58); forming a dielectric layer 5 on the reaction preventing layer (fig. 1 and col. 4, lines 14-23); and forming a second conductive layer 6 on the dielectric layer (fig. 1 and col. 4, lines 14-23).

The first conductive layer is a polycrystalline silicon layer (fig. 1 and col. 4, lines 14-23).

The reaction-preventing layer is a silicon nitride layer (fig. 1, col. 4, lines 14-23, and col. 4, lines 53-58).

The dielectric layer is a metal oxide layer (fig. 1 and col. 4, lines 14-23). The metal oxide layer is a BaTiO₃ layer, or an SrTiO₃ layer (fig. 1, col. 4, lines 14-23, and col. 5, lines 44-48).

The second conductive layer is a polycrystalline silicon layer (fig. 1 and col. 4, lines 14-23).

Ishitani does not teach that the nitride reaction-preventing layer is formed at a temperature below a minimum temperature associated with a phase change of the lower electrode, or that the nitride reaction-preventing layer is formed at a temperature of about 600°C or less using a chemical vapor deposition process and/or an atomic layer deposition process.

Wolf teaches forming a silicon nitride layer at a temperature of about 600°C or less using a plasma-enhanced chemical vapor deposition (PECVD) process (pages 193-194). A silicon nitride layer formed at a temperature of about 600°C or less using PECVD has good step coverage (page 192 - Table 3).

In Ishitani, the lower electrode comprising the first conductive layer 3 has a contoured shape (fig. 1). One having ordinary skill in the art would have been motivated to modify Ishitani in view of Wolf by forming the silicon nitride reaction-preventing layer 4 at a temperature of about 600°C or less using a PECVD process, as taught by Wolf, since the silicon nitride layer is conformal and, thereby, conforms to the lower electrode's contoured shape.

5. Claims 4, 6, 17, and 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ishitani in view of Wolf, as applied to claims 3 and 16 above, and further in view of Wang (US 2003/0134486 A1).

Ishitani does not teach forming the reaction-preventing layer using a plasma nitration process, or a microwave-type deposition method.

Application/Control Number: 10/629,407

Art Unit: 2822

Wang teaches forming a silicon nitride layer 16 using one of plasma nitridation, chemical vapor deposition, and remote plasma nitridation, which is a microwave-type process (fig. 2 and par. 21, lines 1-7).

Page 5

Since direct plasma nitridation and remote plasma nitridation are known methods for depositing silicon nitride, it would have been obvious to one of ordinary skill in the art, at the time the invention was made, to modify the combination of Ishitani and Wolf in view of Wang by forming the silicon nitride reaction-preventing layer using one of the two methods.

6. Claims 9 and 22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ishitani in view of Wolf, as applied to claims 7 and 20 above, and further in view of Joo et al. (US 5,843,818).

As discussed above, Ishitani teaches forming the dielectric layer of an SrTiO₃ layer. However, Ishitani does not teach that the SrTiO₃ layer is formed at a temperature of about 600°C or less using a chemical vapor deposition process and/or an atomic layer deposition process.

Joo teaches forming an SrTiO₃ layer at a temperature of about 600°C or less using a metal organic chemical vapor deposition (MOCVD) process (col. 5, lines 51-56).

It would have been obvious to one of ordinary skill in the art, at the time the invention was made, to form the SrTiO₃ using the process of Joo, since it is

¹ Polysilicon does not undergo a phase change at a temperature of 600°C or less.

Art Unit: 2822

a low temperature process, thereby not subjecting the structure to high temperatures which may cause damage.

Allowable Subject Matter

7. Claims 24-31 are allowed. Claims 12 and 13 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. The prior art of record does not anticipate, teach or suggest a method of forming a capacitor substantially as claimed, wherein the method comprises forming the reaction-preventing nitride layer on a cylindrical lower electrode.

Response to Arguments

Applicant's arguments filed 07 September 2004 have been fully considered but they are not persuasive. Applicant argues that the Ishitani patent does not teach the limitation of forming the silicon nitride protection layer at a temperature below a minimum temperature associated with a phase change of the lower electrode. As discussed above, Wolf teaches forming a silicon nitride layer at a temperature of about 600°C or less. Since polysilicon does not undergo a phase change at a temperature of 600°C or less, Wolf clearly teaches the limitation of forming the silicon nitride protection layer at a temperature below a minimum temperature associated with a phase change of the lower electrode.

Art Unit: 2822

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Toniae M. Thomas whose telephone number is (571) 272-1846. The examiner can normally be reached on Monday-Thursday from 8:30 a.m. to 5:30 p.m..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amir Zarabian can be reached on (571) 272-1852. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

TMT

13 December 2004

Mary Wilczewski Primery Exammer